

Table of Contents

Abstract	I	
Declaration by the candidate	VII	
Certificate of Supervisor	VIII	
Certificate of ODEC	IX	
Acknowledgement	X	
List of Publications	XI	
Table of Contents	XIII	
List of Figures	XVII	
List of Tables	XXIX	
Chapter 1	Introduction	
	1.1 Motivation	2
	1.2 Introduction to Junctionless Transistor	3
	1.3 Organization of The Thesis	10
	Bibliography	11
Chapter 2	Literature Review	
	2.1 Introduction	17
	2.2 Evolution of MOSFET Technologies	17
	2.3 A Review on JLT	34
	2.4 Conclusions	37
	Bibliography	37
Chapter 3	Scale Length Determination of Some Non Conventional Structures of JLT	
	3.1 Introduction	47
	3.2 Scale Length Determination	48
	3.2.1 Pentagonal JLT	49

	3.2.2 Hexagonal JLT	54
	3.2.3 Octagonal JLT	57
	3.2.4 Rectangular JLT	59
	3.3 Results and Discussion	62
	3.4 Conclusions	75
	Contributions	75
	Bibliography	75
Chapter 4	Depletion Width, Threshold Voltage And Potential Modelling of JLT	
	4.1 Introduction	81
	4.2 Depletion Width Modelling of JLT	82
	4.2.1 Mathematical Formulation	82
	4.2.2 Results and Discussion	88
	4.3 Threshold Voltage Modelling of JLT	97
	4.3.1 Mathematical Formulation	97
	4.3.2 Results, Discussion and Validation	99
	4.4 Complete Potential Modelling	107
	4.4.1 Channel Potential Modelling of DG JLT	107
	4.4.2 Source-Drain Potential Modelling of DG JLT	111
	4.4.3 Channel Potential Modelling of tri-gate JLT	115
	4.4.4 Source-Drain Potential Modelling of tri-gate JLT	121
	4.4.5 Results, Discussion and Validation	124
	4.5 Conclusions	146
	Contributions	146
	Bibliography	146

Chapter 5	Drain Current Modelling of JLT	
	5.1 Introduction	151
	5.2 Drain Current modelling	152
	5.2.1 Mathematical Formulation	152
	5.2.2 Results, Discussion and Validation	160
	5.3 Conclusions	181
	Contributions	182
	Bibliography	182
Chapter 6	Enhancement of Performance Parameters of JLT	
	6.1 Introduction	186
	6.2 Leakage Current Reduction	187
	6.2.1 Method for Leakage Current Reduction	197
	6.2.2 Results, Discussion and Validation	201
	6.3 Mobility Enhancement	207
	6.3.1 Drain Current Model for The Proposed Structures	207
	6.3.2 Mobility Model for The Proposed Structures	216
	6.3.3 Results, Discussion and Validation	221
	6.4 Implementation of The Proposal for Leakage Current Reduction and Mobility Enhancement in CMOS Inverter Circuit	237
	6.4.1 Conventional JLT	237
	6.4.2 JLT with A Dielectric Layer at Centre	245
	6.4.3 JLT with Diagonal Dielectric (Symmetric)	252
	6.4.4 JLT with Diagonal Dielectric (Asymmetric)	259
	6.4.5 JLT with Varying Doping Concentration	268

	6.4.6 Results	275
	6.5 Corner Effect	286
	6.5.1 Mathematical Formulation of Corner Effect of Different Structures	287
	6.4.2 Techniques for Corner effect reduction	288
	6.4.3 Results, Discussion and Validation	300
	6.6 Conclusions	315
	Contributions	316
	Bibliography	316
Chapter 7	Conclusions	320