List of Tables

Chapter 5

- Table 5.1: Simulation time required for different drain voltages
- Table 5.2: Simulation time required for different silicon layer thickness
- Table 5.3: Simulation time required for different channel length
- Table 5.4: Simulation time required for different gate oxide thickness

Chapter 6

- Table 6.1: A comparison of minimum gate length for different materials at breakdown field $(0.5 \text{ GV/m for SiO}_2, 0.2 \text{ GV/m for HfO}_2)$
- Table 6.2: A comparison of minimum gate length for different materials for 0.1GV/m
- Table 6.3: A comparison of minimum gate length for different materials for 0.08 GV/m
- Table 6.4: Comparison of simulation of two drain current models
- Table 6.5: Noise Margin of CMOS inverter of different structures of JLT
- Table 6.6: Rise Time and Fall Time of CMOS inverter of different structures of JLT
- Table 6.7: Propagation delay of CMOS inverter for different structures of JLT