Normal view
MARC view
- SystemVerilog (Computer hardware description language)
SystemVerilog (Computer hardware description language) (Topical Term)
Machine generated authority record.
Work cat.: (IN-TzU)36786: Mano, M. Morris 11447, Digital Design with an introduction to the Verilog HDL, VHDL, and systemVerilog /, ©2018.